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Abstract -- In this paper, a highly reliable back-to-back 
(BTB) power converter is proposed for doubly-fed induction 
generator-based wind turbines (DFIG-WTs). When a power 
switch open-circuit fault is encountered in either the grid-side 
converter (GSC) or rotor-side converter (RSC), a four-switch 
three-phase (FSTP) topology is formed to avoid using redundant 
bridge arms, which reduces the power circuit complexity and 
minimizes the conduction and switching losses. A simplified 
space vector pulse width modulation (SVPWM) technique is 
used to eliminate sector identification and complex 
trigonometric calculations. In addition, the influence of DC-bus 
capacitor voltage unbalance on the electromagnetic torque is 
analyzed in detail. The offset current components are calculated, 
and they are deducted from the reference values in the modified 
control strategies to suppress the DC-bus voltage deviation. 
Moreover, the power loss model of BTB converter is analyzed in 
detail, and the efficiency study is performed in various post-fault 
situations. Simulations in Matlab/Simulink are carried out to 
verify the performance of a DFIG-WT based on FSTP BTB 
converter. Furthermore, the control hardware-in-the-loop 
(CHIL) setup with RSC and GSC separately simulated in a 
digital real-time simulator (DRTS) is applied for experimental 
verification of the proposed control strategy. 
Index Terms-- back-to-back converter, doubly-fed induction 
generator-based wind turbine, four-switch three-phase, DC-bus 
voltage unbalance, efficiency study, control hardware-in-the-
loop. 
NOMENCLATURE 
Vdc, VC1, VC2 
DC-link voltage, upper and lower capacitor 
voltages 
ΔV DC-bus voltage difference (VC1 - VC2) 
Vm, Im; ϕ 
Amplitudes of the three-phase voltages and 
currents; Phase angle difference between 
voltage and current 
iC1, iC2 Upper and lower capacitor currents 
p Derivative calculator d/dt 
ega, egb, egc Three-phase grid AC voltages 
vga, vgb, vgc Three-phase GSC AC voltages 
vsa, vsb, vsc Three-phase stator AC voltages 
vra, vrb, vrc Three-phase rotor AC voltages 
φs, φr Stator and rotor fluxes 
ig, ir Upper bridge GSC and RSC total currents 
iga, igb, igc Three-phase GSC AC currents 
ira, irb, irc Three-phase RSC AC currents 
ims Equivalent field current 
Rg, Rs, Rr Resistances on the grid, stator and rotor 
Lm, Lls, Llr 
Mutual inductance, stator leakage 
inductance and rotor leakage inductance 
Lg, Ls, Lr 
Inductances on the grid, stator and rotor (Ls 
= Lm + Lls; Lr = Lm + Llr) 
CDC DC-link capacitance 
Sa, Sb, Sc Switching functions of three bridge arms 
ns Number of power switches 
σ Leakage flux factor: 21 [ / ( )]m r sL L L    
Ps, Qs Stator output active and reactive power 
Pr, Qr Rotor output active and reactive power 
Pg, Qg Grid-side output active and reactive power 
Pt, Qt Total output active and reactive power 
d Duty ratio 
fNOM Nominal grid frequency 
θs, θr, θslip 
Grid voltage angle, rotor angle, and slip 
angle (θslip = θs - θr) 
ωs, ωslip, ωr, 
ωm 
Nominal grid angular frequency, slip 
angular frequency, electrical rotor angular 
speed and mechanical rotor angular speed 
Ts, Tsw Sampling time and switching time 
Te, Tm Electromagnetic torque, mechanical torque 
np Number of pole pairs 
J Inertia of wind turbine 
ƞ Power efficiency 
kvp, kvi 
Voltage controller proportional and integral 
gains 
ks Stator coupling factor: ks = Lm/Ls 
Kp 
DC-bus voltage deviation suppresion 
controller proportional gain 
Pcl, PDC Copper losses and DC-bus power losses 
Pcond,T, 
Pcond,D 
Power losses on the transistor and diode 
Psw,T, Psw,rr 
Power losses during the switching and 
reverse recovery periods 
VCE0, VF0 
Collector-emitter threshold voltage and 
diode forward threshold voltage 
iCE, iF 
Collector-emitter and diode forward 
currents 
rCE, rF 
On-state slope resistances for the transistor 
and diode 
Esw, Err 
Energy dissipation during the switching 
and reverse recovery periods 
Tsw,T, Trr,d 
Temperature coefficients of the transistor 
and diode switching losses 
Tj Junction temperature 
Kv,T 
Exponent for the voltage dependence of the 
transistor switching losses 
Kv,d, Ki,d 
Exponents for the voltage and current 
dependence of the diode switching losses 
Subscripts & Superscripts 
α, β 
Direct and quadrature components referred 
to the stationary reference frame 
d, q 
Direct and quadrature components referred 
to the synchrnous reference frame 
ref; ref1 AC and DC reference values 
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* Ideal value 
- Offset value 
I. INTRODUCTION 
O reduce the volume of back-to-back (BTB) converter and 
realize flexible active and reactive power control, doubly-
fed induction generator based wind turbines (DFIG-WTs) are 
commonly applied in wind energy conversion systems 
(WECSs), taking up around 50% of the wind turbines in the 
global wind energy market [1, 2]. As many DFIG-WTs are 
approaching the late stage of service time, aging issues occur, 
and the deteriorated performance for some components is 
encountered. Therefore, high reliability is required, especially 
for offshore wind turbines, where maintenance is difficult and 
expensive to be undertaken [3]. According to [4], the power 
module in a DFIG-WT is most likely to fail, where the failure 
rate of converter is the highest. In this paper, the main target 
is increasing the reliability of BTB converter in DFIG-WT. 
The control of the grid-side and rotor-side converters (GSC 
and RSC) is of paramount significance to the normal 
operation of DFIG-WTs. GSC is responsible for maintaining 
a stable DC-bus voltage, achieving sinusoidal grid current 
waveforms and adjusting the power factor, while RSC is used 
to regulate the stator active and reactive power outputs [5-7]. 
Apart from the common six-switch three-phase (SSTP) 
converter topology, various other categories of BTB 
converters were also investigated.  Owing to the advantage of 
eliminating the bulky DC-link capacitor, indirect matrix 
converters were applied in [8, 9] to control DFIG-WTs. In 
addition, three single-phase BTB converters were involved in 
a power sharing unit by using delta-connection in [10], so as 
to realize power exchange even if one of the DC-links fails. 
Besides, in [11], a self-tuning resonant control strategy was 
proposed for a seven-leg BTB voltage source inverter (VSI) 
interfaced with a permanent magnet synchronous generator 
(PMSG). Moreover, a BTB neutral-point clamped (NPC) 
converter-based PMSG wind power system was investigated 
in [12], and the system operating requirements were met by 
applying the model predictive control (MPC) strategy. 
Furthermore, an adaptive control scheme was proposed for 
parallel BTB wind power converters in [13], with improved 
efficiency and reliability achieved by power allocation 
optimization. 
However, as the semiconductor devices in a converter are 
fragile, breakdown of these devices contributes to a large 
proportion of faults in converters, accounting for up to 21% 
of the total failure scenarios [14]. According to [15], in terms 
of the solutions to switch-level faults, the methods of utilizing 
inherently redundant switching states [16], DC-bus midpoint 
connection [17] and installing redundant parallel or series 
switches [18] have been investigated by many researchers. 
Taking the factors of minimum space occupation, switching 
and conduction losses into consideration, the second scheme 
is chosen in this paper. This kind of fault-tolerant topology is 
called four-switch three-phase (FSTP) [19]. 
In [20], a general pulse width modulation (PWM) strategy 
was proposed for FSTP inverters of induction motors. For the 
purpose of designing the controllers of FSTP voltage source 
rectifiers (VSRs), a dq model was first proposed for FSTP 
VSR in [21]. In this topology, two DC-link capacitors are 
applied to sustain a stable DC-bus voltage, and in each 
switching state, only the voltage on one capacitor is utilized, 
which obviously reduces the DC-bus voltage utilization rate. 
In addition, DC-link capacitor voltage deviation and more 
current harmonics are induced by applying this topology [22-
24]. In [25], the double Fourier integral analysis approach 
was first applied to analyse the spectrum of DC-link currents 
by considering its effect on balancing the DC-link capacitor 
voltages. Furthermore, there is no intrinsic zero vector in 
FSTP topology, and it has to be synthesized in the 
modulation process. The effects of zero vector distribution on 
the performance of FSTP rectifiers and hybrid PWM 
techniques were researched in [26, 27]. 
Regarding the application of FSTP topology in a BTB 
three-phase converter, the authors in [28] proposed an eight-
switch based current-controlled power converter. However, 
the issue of DC-bus voltage unbalance was not analysed in 
depth. As another competitive candidate in the wind energy 
market, PMSGs attract the attention of many researchers in 
converter fault tolerance [29-31], and the operation of a 
converter with two bridge arms at each side was investigated 
by applying hysteresis current control (HCC) in [30]. In [32], 
both the FSTP topology based GSC and RSC were used in 
DFIG-WT, but the modulation technique is based on all the 
four switching states, which increases the switching losses. 
Furthermore, a simplified space vector PWM (SVPWM) was 
utilized in [33] for post-fault DFIG-WTs. However, only the 
fault in RSC was considered. 
In this paper, based on the work in [33], FSTP topology is 
employed in both the GSC and RSC in DFIG-WT to further 
increase the system reliability. The unified expressions for 
the duty cycles in the healthy bridge arms are derived for 
modulation simplification. In addition, the influence of DC-
bus voltage unbalance on the electromagnetic torque is 
analysed in detail by applying different proportional gains in 
the DC-bus voltage deviation suppression process. Moreover, 
the efficiency study of BTB converter under different post-
fault scenarios is carried out to further investigate the 
feasibility of DC-bus voltage deviation suppression control. 
Furthermore, the post-fault DFIG-WT with FSTP converter is 
verified in Matlab/Simulink 2017a, and the experimental 
results are obtained in the control hardware-in-the-loop 
(CHIL) setup. The power circuits of RSC and GSC are 
simulated in a digital real-time simulator (DRTS), and the 
control algorithm is implemented in a hardware controller. 
The paper is arranged in the following structure: In Section 
II, the dq dynamic model of DFIG is established in the 
T 
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synchronous reference frame. The configuration and 
modelling of FSTP topology-based DFIG-WT are illustrated 
in Section III. Then, the proposed modulation technique is 
depicted in Section IV, and the control strategies are 
explained in Section V. Afterwards, the efficiency study is 
conducted in Section VI for BTB converter in various post-
fault situations. To validate the proposed method for post-
fault operation of DFIG-WT, the simulation and CHIL 
implementation are separately carried out in Section VII and 
Section VIII. In Section IX, the comparison between 
simulation and experimental results is discussed. Finally, the 
conclusion is given in Section X. 
II. MODELLING OF DFIG IN SYNCHRONOUS REFERENCE 
FRAME 
In this paper, grid voltage orientation (GVO) is applied for 
vector angle determination. The angular speed of dq axis is 
selected as the grid synchronous angular frequency ωs, and 
then the voltage and flux equations of DFIG can be written as 
s s s s s s
r r r r slip r
v R i p j
v R i p j
  
  
   

  
                         (1) 
s s s m r
r m s r r
L i L i
L i L i


  

 
                                       (2) 
To reveal the field current effect more clearly, the stator 
flux can also be illustrated as 
s s s m r m msL i L i L i                               (3) 
In equation (3), ims indicates the equivalent field current 
vector, and the rotor flux can be expressed by 
2
m
r ms r r
s
L
i L i
L
                                   (4) 
where 21 [ / ( )]m r sL L L    is the leakage flux factor. 
Substitute equations (3) and (4) into (1), the following 
equations are derived. 
2
s s s m ms s s
m
r r r r r ms slip r
s
v R i L pi j
L
v R i L pi pi j
L
 
  
   


   

            (5) 
By omitting the dynamic process of stator field currents, 
(5) can be updated as 
s s s s s
r r r r r slip r
v R i j
v R i L pi j
 
  
  

  
                     (6) 
The mechanical performance of DFIG-WT is highly 
related to the electromagnetic torque Te, 
( )e p sd sq sq sdT n i i                               (7) 
Substitute (2) into (7), Te can be calculated by using the 
stator and rotor dq currents. 
( )e p m rd sq rq sdT n L i i i i                           (8) 
The kinetic equation of DFIG is 
m e mT T Jp                                       (9) 
III. FSTP TOPOLOGY-BASED DFIG-WT 
A. Configuration 
As shown in Fig. 1, the stator of DFIG is connected to the 
grid directly, while the rotor is connected to the grid through 
a BTB power converter. The three phases on both the grid 
and rotor sides are assumed to be balanced. In this fault-
tolerant topology, two DC-link capacitors C1 and C2 are 
employed in the DC-bus (C1 = C2 = CDC). Between each 
phase of the grid (or rotor) and the midpoint, a triac (TRa, TRb, 
TRc and TRa’, TRb’, TRc’) is placed to link the circuit when an 
open-circuit fault occurs in the corresponding bridge arm. In 
normal operation, six switches (IGBTs) are used at each side 
(S1 to S6 and S1’ to S6’). When one of the switches breaks 
down, for example, S5/S6 in RSC or S5’/S6’ in GSC, TRA or 
TRA’ is triggered to isolate the faulty phase, leading to an 
FSTP RSC or GSC based DFIG-WT.  
Considering the fault case above, only the four switches in 
bridge arms B and C (B’ and C’ for GSC) are controllable, 
and the switching states of them are defined as Sb and Sc (Sb’ 
and Sc’), which can either be 0 or 1 to indicate the off or on 
state of the upper switch in the respective arm. The details of 
switching states in an FSTP converter are shown in TABLE I. 
B. FSTP Converter Modeling 
The rotor-side three-phase AC voltages can be expressed 
by the switching states Sb, Sc and the DC-link capacitor 
voltages VC1 and VC2 in an FSTP converter, which are 
TABLE I 
DETAILS OF SWITCHING STATES 
Sb Sc Description Vector 
0 0 S1 off & S4 on; S2 off & S3 on V00 
1 0 S1 on & S4 off; S2 off & S3 on V10 
1 1 S1 on & S4 off; S2 on & S3 off V11 
0 1 S1 off & S4 on; S2 on & S3 off V01 
 
 
 
Fig. 1. Fault-tolerant RSC and GSC used in DFIG-WT by employing FSTP 
topology 
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expressed as shown below. The values of vA’, vB’ and vC’ are 
derived in a similar way. 
2
1 1 2
1
2 1 1
3
1 2 1
A
B b dc c dc C
C
v
v S V S V V
v
          
                    
                 
          (10) 
The instantaneous voltage values for the phase-to-ground 
voltages in the three phases are displayed in TABLE II for all 
the switching states, along with the values in the stationary αβ 
coordinate system. 
Considering the supersynchronous operation mode of 
DFIG-WT, the DC-link currents can be calculated from the 
following equations [34]. 
1
2
( ' ' ' )
( 1) ( 1) [( ' 1) ( ' 1) ( ' 1) ]
C b rb c rc a ga b gb c gc
C b rb c rc a ga b gb c gc
i S i S i S i S i S i
i S i S i S i S i S i
    

         
 
(RSC open circuit)    (11) 
1
2
( ' ' )
( 1) ( 1) ( 1) [( ' 1) ( ' 1) ]
C a ra b rb c rc b gb c gc
C a ra b rb c rc b gb c gc
i S i S i S i S i S i
i S i S i S i S i S i
    

         
  
(GSC open circuit)   (12) 
C. Open-Circuit Fault Detection 
If one of the switches in a three-phase converter is with 
open-circuit fault, the current waveform for the respective 
phase will become highly distorted since the current cannot 
flow through this switch under certain switching states. For 
example, if switch S6 is open circuited, ira can only flow 
through the freewheeling diode of S5 during the positive half 
cycle, while the current flow of ira during the negative half 
cycle is not affected. The same principle is applicable for the 
other switches in either the RSC or GSC. The details for the 
influence on three-phase currents are illustrated in TABLE III. 
The fault diagnosis schemes for three-phase power 
converters proposed in [35-38] can be used to detect the 
faulty switch, and the readers can refer to these papers for 
more details. 
IV. PROPOSED SIMPLIFIED SVPWM FOR FSTP CONVERTER 
Only two bridge arms are controllable in an FSTP 
converter, and the number of switching states declines from 8 
to 4. There are three situations for a three-phase converter to 
be reconfigured to a four-switch one, which includes the 
FSTP topologies with the bridge arm A, B or C isolated. In 
[39], the performances of FSTP converters under these three 
situations were proved to be identical. According to the 
calculation in an isosceles triangle, the magnitudes of V10 and 
V01 are 3  times that for V00 or V11. 
In this paper, the isolation of bridge arm A/A’ is 
exemplified to illustrate the post-fault operation of DFIG-WT 
with FSTP RSC/GSC. The distribution of basic voltage 
vectors for an FSTP converter is presented in Fig. 2(a), with 
three different cases in the DC-link capacitor voltages 
considered. In this figure, it can be seen that when VC1 and 
VC2 have different values, the DC-bus voltage utilization rate 
becomes even lower, which is indicated by the dashed cycle 
inside. Therefore, the deviation between VC1 and VC2 needs to 
be suppressed for better performance of FSTP GSC/RSC. 
An equivalent zero vector is created by distributing action 
time for the vector components with the opposite directions. 
For example, when the reference voltage vector Vref is located 
in Sector I, which is shown in Fig. 2(b), the equivalent 
voltage vector is synthesized by allocating some action time 
in a switching period for the vector V11 (or V01) to 
compensate part of the action time in V00 (or V10). According 
to [40], when employing the two vectors with smaller 
amplitudes for obtaining equivalent zero voltage vectors, 
minimized current ripples can be achieved. In this case, V00, 
V10 and V11 are utilized. The following relationships can be 
derived [17]. 
2 00 1 11 2 1 10
1 2 10
( ) 3
( ) 3
C C C C ref
C C ref
V d V d V V d V
V V d V


   

 
          (13) 
00 10 11 1d d d                                 (14) 
TABLE III 
INFLUENCE OF SWITCH OPEN CIRCUIT ON THREE-PHASE AC CURRENTS 
(RSC IN FIG. 1 AS AN EXAMPLE) 
Open-Circuit Switch Affected Phase Distorted Cycle 
S1 B Negative 
S2 C Negative 
S3 C Positive 
S4 B Positive 
S5 A Negative 
S6 A Positive 
 
 
 
 
Fig. 2. Basic voltage vector distribution in an FSTP converter 
TABLE II 
THREE-PHASE AC VOLTAGES OF FSTP CONVERTER 
Vector vA (vA’) vB (vB’) vC (vC’) vα vβ 
V00 
22
3
CV  2
3
CV

 2
3
CV
  
22
3
CV  
0 
V10 
2 1
3
C CV V  1 22
3
C CV V  1 22
3
C CV V

 2 1
3
C CV V  1 23( )
3
C CV V  
V11 
12
3
CV

 1
3
CV  1
3
CV  12
3
CV

 
0 
V01 
2 1
3
C CV V  1 22
3
C CV V

 1 22
3
C CV V  2 1
3
C CV V  1 23( )
3
C CV V  
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where d00, d10 and d11 are the duty ratios used in a switching 
period for the switching states V00, V10 and V11, respectively. 
By solving the equations (13) and (14), the values of d00, d10 
and d11 can be derived as 
1
00
10
2
11
C Aref Bref
dc
Bref Cref
dc
C Cref Aref
dc
V v v
d
V
v v
d
V
V v v
d
V
 





 


                          (15) 
Then the duty ratios for the two healthy bridge arms db and 
dc are calculated separately as 
2
10 11
2
11
C Bref Aref
b
dc
C Cref Aref
c
dc
V v v
d d d
V
V v v
d d
V
 
  

   

                   (16) 
This procedure can be replicated for the other three sectors, 
and the duty cycles for the four switches occupy the unified 
expression, no matter where the reference voltage vector is 
located. Therefore, sector identification and complex 
trigonometric calculations are omitted, which simplifies the 
SVPWM technique for FSTP power converter. 
V. CONTROL OF FSTP BTB CONVERTER 
In a DFIG-WT, the control of GSC aims to maintain a 
constant DC-bus voltage, which provides power supply to the 
rotor side, and high current quality and unity power factor are 
to be obtained. While the stator active and reactive power, 
rotor speed and torque are controlled by RSC. 
For the control of an FSTP converter, the upper and lower 
DC-bus capacitor voltages should be measured separately 
according to the SVPWM technique mentioned in the 
previous section. The balance between upper and lower DC-
bus capacitor voltages is important for obtaining a high 
utilization rate, which must be considered in the control 
strategy. The control block diagram for the post-fault DFIG-
WT is illustrated in Fig. 3. 
A. Influence of DC-Bus Capacitor Voltage Unbalance 
Take the current flow direction in supersynchronous 
operation mode as the positive one. Then, according to 
Kirchhoff’s current laws, the current in phase A is the 
difference between those in C1 and C2 when only the GSC or 
RSC is modified as an FSTP topology-based one, which can 
be expressed by the following equations. 
1 2ga C Ci i i        (GSC open circuit)                (17) 
2 1ra C Ci i i        (RSC open circuit)                (18) 
The capacitor currents can be expressed by the derivatives 
of the capacitor voltages, which are 
1 1
2 2
C DC C
C DC C
i C pV
i C pV



                                (19) 
Since VC1 and VC2 have low dynamics, the overall effect of 
capacitor voltage unbalance is revealed as a DC current 
offset, which is expressed as 
1 2
2 1
1
( )
1
( )
ga C C
DC
ra C C
DC
i i i dt
C
i i i dt
C

 

  



                        (20) 
For the GSC open circuit case, the effects on the dq current 
components caused by current offset can be illustrated as 
1 2
1 2
2 2
cos cos( ) cos( )
2 3 3
0
2 23
sin sin( ) sin( ) 0
3 3
2cos
( )
3
2sin
( )
3
gas s s
gd
gq
s s s
s
C C
DC
s
C C
DC
i
i
i
i i dt
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Similarly, the rotor dq current offsets for the RSC open 
circuit case are derived as 
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(22) 
By substituting (22) into (8), the electromagnetic torque 
ripple component can be calculated as  
 
Fig. 3. Overall control strategy for FSTP BTB power converter based DFIG-
WT 
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       (23) 
It can be seen that the torque ripple value is determined by 
the slip angle θslip, which is endowed with nonlinearity. For 
the capacitor voltage unbalance situation in the case of FSTP 
GSC, the offset component in phase A grid current leads to 
more distortions in the output currents, deteriorating the 
quality of power generation. 
B. DC-Bus Voltage Unbalance Suppression Control 
In order to achieve high output current quality and good 
torque performance, the DC-bus voltage unbalance has to be 
eliminated. According to the calculations in Section A, the 
corresponding dq offset current components need to be 
deducted. The transfer function of the voltage difference to 
the faulty phase offset current is expressed as 
( )
( ) ( ) ( )
( )
p LPF dc
a
V s
G s K G s G s
i s

                   (24) 
Where Kp is the proportional gain of DC-bus voltage 
unbalance suppression control, GLPF(s) is the transfer function 
of low-pass filter, and Gdc(s) is the transfer function of the 
DC-bus voltage to the phase A offset current. 
The offset current components are derived as the integral 
term of the faulty phase current. In the proposed control 
strategy, the offset current component produced in phase A is 
fed back to the inner current control loop to be deducted. 
C. GSC Controller Design 
A DC-bus voltage controller is designed to keep the DC-
bus voltage at approximately the reference value, and it is the 
precondition of effective regulation of active power P. In the 
design of voltage controller, the steady-state error in the DC-
bus voltage caused by parasitic elements and circuit 
inaccuracies is to be compensated by feeding back the real 
value Vdc [21]. Since GVO is applied, the d-axis grid current 
reference value igdref is derived by regulating the DC-bus 
voltage. 
( ) ( )gdref vp dcref dc vi dcref dci k V V k V V dt             (25) 
Based on GVO, the three-phase AC voltages on GSC can 
be expressed as 
g g g g g g s g gv e R i L pi j L i                       (26) 
According to (26), the coupling terms ωsLgigq and –ωsLgigq 
are to be subtracted from the d and q axis components in the 
current control process, respectively. 
When designing the grid-side current controllers, the dq 
current offset components should be deducted from the 
reference values. The FSTP GSC control block diagram is 
displayed in Fig. 4. 
D. RSC Controller Design 
The purposes of RSC current controllers are regulating the 
stator active and reactive power (Ps and Qs), so it is necessary 
to derive the relationships among Ps, Qs, ird and irq. By 
neglecting Rs, the expressions of Ps and Qs can be derived as 
3
2
3
( )
2
s s sd rd
sd sd
s s rq
s s
P k v i
v v
Q k i
L



   

                         (27) 
where ks = (Lm/Ls) is the stator coupling factor. 
From (27), it can be seen that the control of Ps and Qs is 
realized by the control of ird and irq, respectively. 
As GVO is applied, and the stator resistance is small 
enough to be neglected, the stator dq flux components can be 
approximated as 
0
| |
sd
s
sq
s
v


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

 
                                  (28) 
The rotor fluxes can be expressed by 
| |
rd r rd
s
rq s r rq
s
L i
v
k L i
 
 




  
                        (29) 
Substitute (28) and (29) into (6), the rotor voltages can be 
expressed by 
( ) ( )r r r r slip s s r rv R pL i j k L i                 (30) 
Similarly, with the dq rotor current offset deducted, the 
block diagram for FSTP RSC control is displayed in Fig. 5. 
 
 
Fig. 4. FSTP GSC control block diagram 
 
 
Fig. 5. FSTP RSC control block diagram 
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VI. BTB CONVERTER EFFICIENCY STUDY 
In order to further investigate the performance of DFIG-
WT when FSTP BTB converter topologies are applied, the 
efficiency study of BTB converter is carried out. The 
efficiency of BTB converter is calculated as Pgc/Pr in the 
supersynchronous case or Pr/Pgc in the subsynchronous case. 
The power losses during the operation process can be divided 
into the copper losses, switching losses, conduction losses, 
and DC-bus losses. Take the case of supersynchronous 
operation as an example, the power loss model of BTB power 
converter is illustrated in Fig. 6. 
The copper losses are calculated as 
2 23 ( )
2
cl r r g gP R I R I                           (31) 
According to [41], assuming the duty cycles are related to 
time in a sinusoidal way, the conduction losses in an active 
power device and its freewheeling diode during a switching 
period are expressed as 
2
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     (32) 
The switching losses during the switching and reverse 
recovery periods of a power switch are described by the 
following equations [41]. 
,
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  (33) 
The reference values are selected from the IGBT datasheet. 
The DC-bus losses are modelled by the power losses in the 
two DC-link capacitors, which are mainly caused by the 
existence of equivalent series resistance (ESR) Resr and 
leakage resistance Rl. When there is no current offset caused 
by DC-bus midpoint connection, iC1 = iC2. However, after 
FSTP topology is applied, DC current components are 
induced in the capacitors. The DC-bus losses can be 
 
 
Fig. 6. Power loss model of BTB converter 
 
 
Fig. 7. Simulation results for the performance of SSTP GSC in DFIG-WT (a) 
three-phase grid voltages vgabc; (b) three-phase grid currents igabc; (c) DC-bus 
voltage Vdc; (d) stator active and reactive power Ps & Qs;  (e) total output 
active and reactive power Pt & Qt; (f) output power factor 
TABLE IV 
PARAMETERS OF DFIG-WT 
Parameter Value Unit 
Rated Power Sg 1.5 MVA 
Rated Frequency Fnom 50 Hz 
Rated Stator Voltage 575 V 
Stator Resistance Rs 0.023 pu 
Rotor Resistance Rr 0.016 pu 
Stator Leakage Inductance Lls 0.18 pu 
Rotor Leakage Inductance Llr 0.16 pu 
Magnetizing Inductance Lm 2.9 pu 
Friction Factor F 0.01 pu 
Inertia Constant H 0.685 s 
Pairs of Poles p 3 \ 
DC-Bus Capacitance CDC 10000 μF 
Rated Wind Speed vw 11 m/s 
 
TABLE V 
CONTROLLER GAINS 
 
Proportional 
Gain 
Integral Gain 
DC-Bus Voltage 
Controller 
0.5 15 
GSC Current 
Controller 
130 1500 
RSC Current 
Controller 
19.23 1 
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calculated by 
2 2
1 2( )( )DC esr l C CP R R i i                      (34) 
Taking the copper losses, DC-bus losses, switching and 
conduction losses into consideration, the whole power loss 
model of BTB converter can be expressed as 
, , , ,( )
s s
loss cl DC sw T sw rr cond T cond D
sw
n T
P P P P P P P
T
       (35) 
When applying FSTP converter topology to ride through 
bridge arm open circuit fault, the number of switches ns 
decreases, while the power consumption on the DC link 
increases. A case study is carried out in the following section. 
VII. SIMULATION RESULTS 
To verify the reliability of the proposed control strategies 
of FSTP GSC and RSC in DFIG-WT, simulation studies are 
conducted in Matlab/Simulink2017a. A 1.5MW DFIG-WT is 
chosen, and the system parameters are illustrated in TABLE 
IV. The voltage and current controller gains are listed in 
TABLE V, along with the DC-bus voltage deviation 
suppression gains for the cases with FSTP GSC and RSC. 
In the simulation process, an instantaneous grid voltage 
drop from 100% to 50% of the rated value at 0.1s that 
remains for 0.1s is adopted. In addition, the wind speed drops 
from 15m/s to 8m/s at 0.6s. The supersynchronous 
operational mode of DFIG-WT is chosen and the rated slip 
value is (-0.2). The sampling time is 5μs. The simulation 
results for the SSTP BTB, FSTP GSC and FSTP RSC based 
DFIG-WTs are displayed in Figs. 7 – 9, respectively. 
After FSTP GSC is applied, the voltage controller’s 
performance is still good enough to provide almost constant 
voltage supply for the RSC, as shown in Fig. 8. Besides, the 
DC-bus voltage fluctuation can be mitigated by either 
decreasing the power rating or increasing the maginitude of 
DC-bus voltage. Apart from the fluctuations caused by the 
grid voltage sag, the DC-bus voltage remains at a constant 
value for all cases. It can be seen that the total harmonic 
 
 
Fig. 9. Simulation results for the performance of FSTP RSC in DFIG-WT (a) 
three-phase grid voltages vgabc; (b) three-phase grid currents igabc; (c) DC-bus 
voltage Vdc; (d) stator active and reactive power Ps & Qs;  (e) total output 
active and reactive power Pt & Qt; (f) output power factor 
 
 
Fig. 10. DC-link capacitor voltage difference suppression 
 
 
Fig. 8. Simulation results for the performance of FSTP GSC in DFIG-WT 
(a) three-phase grid voltages vgabc; (b) three-phase grid currents igabc; (c) DC-
bus voltage Vdc; (d) stator active and reactive power Ps & Qs;  (e) total output 
active and reactive power Pt & Qt; (f) output power factor 
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distortion (THD) for SSTP GSC and that for FSTP GSC are 
3.12% and 1.05%, respectively. For the FSTP RSC based 
DFIG-WT, some oscillations occur in the stator and total 
output power, resulting in some fluctuations in the DC-bus 
voltage (within ±10V) and three-phase grid currents. 
Although a higher THD of 3.69% is presented in the three-
phase grid currents, the steady system operation is still 
obtained after the low voltage period and wind speed drop. 
On top of that, almost sinusoidal grid current waveforms are 
derived for all the three cases. In terms of the power factor, 
the performance of FSTP GSC is almost identical to that of 
the SSTP one. Moreover, a unity power factor can be 
ultimately achieved as time goes by in all the three scenarios. 
The DC-link capacitor voltage balancing is obtained by the 
proposed voltage suppression control strategy, as shown in 
Fig. 10(a). Furthermore, the difference between the upper and 
lower capacitor voltages is limited within a relatively small 
range (within ±10V around 0V after the grid voltage sag and 
wind speed step change), which is displayed in Fig. 10(b). 
From the analysis above, the validity of FSTP GSC in 
DFIG-WT by employing the proposed control strategy is 
demonstrated, where a nearly constant DC-bus voltage, 
sinusoidal grid current waveforms and unity power factor can 
be derived after the converter reconfiguration is made. For 
RSC, its main function is regulating the stator active and 
reactive power, but its ability in balancing the DC-bus 
voltage deviation is limited. The FSTP RSC based DFIG-WT 
can still operate normally after the fault, and its performance 
can be improved by increasing the DC-bus capacitance. 
In order to investigate the mechanical characteristics of the 
three types of DFIG-WTs, the plots of mechanical torque and 
rotor speed are displayed in Fig. 11. For the SSTP BTB and 
FSTP GSC cases, Tm and 𝜔m reach new steady values at 
around 0.6s after the wind speed step change. However, the 
fluctuations in the mechanical torque for the FSTP RSC case 
are apparent during the transition period. Ultimately, the 
steady operating state can be achieved. 
The torque performance of FSTP RSC based DFIG-WT is 
also investigated from the aspect of changing the value of 
DC-bus voltage deviation suppression control proportional 
gain Kp. When applying different proportional gains for the 
DC-bus voltage difference suppression control, the respective 
torque performances are displayed in Fig. 12. It can be seen 
that the oscillation in Te decreases with the decrease in Kp, 
while the tracking performance is deteriorated. Therefore, 
there is a tradeoff between the tracking accuracy and 
precision for different values of Kp. 
Additionally, the power efficiencies of BTB converter by 
using SSTP topology, FSTP GSC, and FSTP RSC are 
investigated separately for the supersynchronous operation 
situation with the slip value of (-0.2), and the wind speed is 
maintained at 15m/s. The switching frequencies for both the 
GSC and RSC are equal to 2kHz. The average values of 
power efficiency ƞ are displayed in TABLE VI for the three 
aforementioned cases, in which the effects of different 
proportional gains for the DC-bus deviation suppression 
control on ƞ are investigated for FSTP GSC and RSC. 
It can be seen from TABLE VI that when the commonly 
used SSTP BTB is applied for DFIG-WT, the power 
converter efficiency is 88.99%. In the fault scenario with 
FSTP GSC, ƞ is maintained at around 91.8%. On the other 
hand, when applying FSTP RSC, the efficiency varies from 
84.73% to 85.38% for the Kp values of 0, 0.2, 0.4, 0.6 and 
0.8. Generally, the efficiency of FSTP GSC based topology is 
higher than that of the normal SSTP BTB, while the FSTP 
RSC based topology has a lower efficiency than that of SSTP 
BTB. Therefore, the proposed DC-bus voltage deviation 
suppression control method works better for FSTP GSC than 
FSTP RSC. 
VIII. CHIL SETUP AND RESULTS  
To validate the proposed control algorithm in almost 
actual circumstances, the state-of-the-art real-time simulation 
 
 
Fig. 11. Mechanical characteristics of DFIG-WT in different operation 
scenarios (a) mechanical torque Tm; (b) rotor speed 𝜔m 
TABLE VI 
EFFICIENCY TEST RESULTS 
Normal Case: SSTP BTB ƞ = 88.99% 
Fault 
Scenario 
Kp ƞ (%) 
Fault 
Scenario 
Kp ƞ (%) 
FSTP 
GSC 
0 91.79 
FSTP 
RSC 
0 85.38 
0.08 91.79 0.2 85.23 
0.16 91.79 0.4 85.18 
0.24 91.79 0.6 85.29 
0.32 91.80 0.8 84.73 
 
 
 
Fig. 12. Torque performances of FSTP RSC based DFIG-WT with different 
DC-bus voltage deviation suppression control proportional gains 
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with CHIL setup is employed at NTUA laboratory. A 
network that allows connections to a real hardware controller 
is built up, and DRTS is applied for simulating the power 
converter circuit in real time with a time step of around 2μs 
[42]. In the CHIL setup, the proposed control algorithm is 
validated under real conditions, where time delays and noises 
are presented [42]. The experimental platform setup is 
illustrated in Fig. 13, and the power circuits of FSTP GSC 
and RSC are implemented independently in CHIL test. The 
FSTP GSC circuit is set up by using two DC-link capacitors 
at the DC side. On the other hand, the FSTP RSC circuit is 
established with two DC voltage sources, and the rotor 
voltages are simulated as a three-phase voltage source. The 
proposed control strategies are implemented in 
Matlab/Simulink and uploaded to a hardware controller that 
is interfaced with DRTS. 
The values to be used as the inputs of the controller are the 
three-phase grid voltages vgabc, three-phase grid currents igabc, 
three-phase rotor currents irabc, synchronous angular 
frequency ωs, rotor electrical angular speed ωr, and the DC-
link capacitor voltages VC1 and VC2. After the implementation 
of control strategies in the controller, the control signals are 
generated and fed back into DRTS. For the simulated power 
converter circuits in DRTS software, similar parameters are 
used as those in the previous section. 
The experimental results for the operation of FSTP GSC 
are illustrated in Fig. 14. Since the GSC is directly connected 
to the grid and no distortions are injected, the three-phase 
grid voltages are in perfect sinusoidal waveforms as 
displayed in Fig. 14(a). The three-phase grid current 
waveforms are shown in Fig. 14(b), and current unbalance 
and phase shifts can be observed, which are caused by the 
modelling of a phase connected to the common point in 
DRTS. In Fig. 14(c), a step change of DC-bus voltage from 
1.4kV to 1.6kV is presented, demonstrating the performance 
of the control loop in GSC for the actual DC-bus voltage 
value to track the change in the reference value within 2 
seconds. Besides, the controller performance in balancing the 
upper and lower DC-link capacitor voltages is validated in 
Fig. 14(d), and the maximum difference between these two 
voltages is around 20V, which is about 1.25% of the DC-bus 
voltage value. Therefore, the influence of DC-link capacitor 
voltage unbalance on DC-bus voltage utilization rate can 
nearly be neglected, which fully demonstrates the validity of 
the proposed control algorithm in FSTP GSC. 
When an open-circuit fault occurs in one of the bridge 
arms in RSC, the performance of the PI current controllers in 
the rotor-side control system is investigated. 
In CHIL setup for FSTP RSC, the DC-link capacitor 
voltages are supplied by two DC voltage sources to omit the 
use of GSC. A step change in the d-axis rotor current 
reference value irdref from 0.8A to 0.3A is presented in Fig. 15. 
It is observed from Fig. 15(a) that the actual d-axis rotor 
current ird tracks the reference value within a short time 
period and the rotor active power Pr also changes instantly as 
illustrated in Fig. 15(c), and it drops from 0.6kW to 0.2kW at 
the time of change in ird. 
 
 
Fig. 13. Experimental platform setup 
 
 
Fig. 15. Experimental results for (a) ird (A), (b) irq (A), (c) Pr (kW) and (d) Qr 
(kVar) with the step change of ird_ref from 0.8A to 0.3A 
 
 
Fig. 14. Experimental results for FSTP GSC (a) three-phase grid voltages 
Vgabc (kV); (b) three-phase grid currents Igabc (kA); (c) DC-bus voltage Vdc 
(kV) from 1.4kV to 1.6kV; (d) DC-link capacitor voltages VC1, VC2 (V) 
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IX. COMPARISON BETWEEN EXPERIMENTAL AND SIMULATION 
RESULTS  
Compared with the results derived in Matlab simulations, 
there are unbalance and phase shifts in the three-phase grid 
currents in the experiment because of the modelling of phase 
connection to the common point in DRTS. In addition, the 
DC-bus voltage value is slightly reduced to mitigate the 
voltage stress on DC-link capacitors. Meanwhile, the voltage 
balance is achieved, with a difference of about 20V between 
the upper and lower capacitor voltages, while the 
corresponding value is 10V in the simulation results. 
Moreover, the tracking performance of rotor active power is 
verified in CHIL results, instead of stator active power in the 
simulation study, as the performances of FSTP GSC and RSC 
are individually verified. Furthermore, good tracking 
performances of Vdc, ird and Pr are validated in CHIL setup. 
However, fluctuations in the rotor currents are more 
significant than those in the simulation study. 
X. CONCLUSION  
In this paper, a highly reliable BTB power converter for 
DFIG-WT is proposed without employing redundant power 
switches for post-fault operation with an open-circuited 
bridge arm. A simplified SVPWM technique is utilized in this 
work by calculating the unified duty ratios for the remaining 
four switches, where the elimination of sector identification 
and complex trigonometric calculations is achieved. Besides, 
a DC-bus voltage deviation suppression control method is 
proposed, and the effects of changing the proportional gain 
on the torque performance are studied. Moreover, the BTB 
converter power loss model is analysed in detail, with the 
efficiency study carried out in different operating scenarios. 
According to the theoretical deduction, simulation study and 
experimental verifications, the key features of the proposed 
FSTP BTB converter in DFIG-WT can be summarized as 
(1) Nearly sinusoidal three-phase grid current waveforms, 
constant DC-bus voltage, and unity output power factor are 
kept. (2) The difference between VC1 and VC2 is maintained 
within a small range. (3) A suitable proportional gain of DC-
bus voltage deviation suppression control should be chosen 
for FSTP RSC to reach the trade-off between the torque 
tracking accuracy and precision. (4) A high power conversion 
efficiency is achieved for FSTP GSC based DFIG-WT with 
the proposed voltage deviation suppression control strategy. 
(5) Effective control of output power is demonstrated in 
Matlab/Simulink for all the three cases. (6) Excellent tracking 
performance for the DC-bus voltage, rotor active and reactive 
power are derived in CHIL setup. 
With the proposed fault-tolerant BTB converter topology, 
a substantial number of unexpected WT strikes can be 
avoided, which is significant for improving the overall 
reliability of DFIG-WTs. Additionally, it is a promising 
strategy for minimizing the times of maintenance for offshore 
WTs to save cost and reduce risks during the maintenance 
process. 
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